

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.hspio.gov

DATE MAILED: 04/02/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/383,150	08/25/1999	RONG-FUH SHYU	3576BP/S295	6176
23363 75	590 04/02/2003			
CHRISTIE, PARKER & HALE, LLP			EXAMINER	
SUITE 500	LORADO BOULEVARD		ABRAHAM, FETSUM	
PASADENA, C	CA 91105		ART UNIT	PAPER NUMBER
			2826	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

		Application No.	Applicant(s)	<i></i>
	•	09/383,150	SHYU, RONG-FUH	
	Office Action Summary	Examiner	Art Unit	_
		Fetsum Abraham	2826	
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with th	e correspondence address	
THE I - Exter after - If the - If NO - Failui - Any r	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be within the statutory minimum of thirty (30) ill apply and will expire SIX (6) MONTHS for cause the application to become ABANDO	e timety filed days will be considered timety. om the mailing date of this communication NED (35 U.S.C. § 133).	on.
1)⊠	Responsive to communication(s) filed on 10 F	ebruary 2003 .		
2a)⊠	This action is FINAL . 2b) ☐ Thi	s action is non-final.		
·	Since this application is in condition for alloward closed in accordance with the practice under a on of Claims	Ex parte Quayle, 1935 C.D. 11		i is
<i>,</i> —	Claim(s) <u>9-12</u> is/are pending in the application			
	4a) Of the above claim(s) is/are withdray	vn from consideration.		
	Claim(s) is/are allowed.			
·	Claim(s) <u>9-12</u> is/are rejected.			
-	Claim(s) is/are objected to.			
•	Claim(s) are subject to restriction and/or on Papers	relection requirement.		
9) 🔲 🗆	The specification is objected to by the Examine	·.		
10) 🗌 🗆	The drawing(s) filed on is/are: a)□ accep	ted or b) objected to by the E	xaminer.	
	Applicant may not request that any objection to the	e drawing(s) be held in abeyance.	See 37 CFR 1.85(a).	
11) 🔲 🗆	The proposed drawing correction filed on	is: a)□ approved b)□ disapp	proved by the Examiner.	
	If approved, corrected drawings are required in rep	ly to this Office action.		
12) 🔲 🏾	The oath or declaration is objected to by the Exa	aminer.		
Priority u	nder 35 U.S.C. §§ 119 and 120			
13)	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119	9(a)-(d) or (f).	
a)[☐ All b) ☐ Some * c) ☐ None of:			
	1. Certified copies of the priority documents	s have been received.		
	2. Certified copies of the priority documents	s have been received in Applic	ation No	
	3. Copies of the certified copies of the prior application from the International Buree the attached detailed Office action for a list	eau (PCT Rule 17.2(a)).		
14)[] A	cknowledgment is made of a claim for domestic	priority under 35 U.S.C. § 11	9(e) (to a provisional applicat	tion).
•	The translation of the foreign language procession	* *		
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inform	ary (PTO-413) Paper No(s) al Patent Application (PTO-152)	•
J.S. Patent and Tr PTO-326 (Rev		tion Summary	Part of Paper No.	21

Art Unit: 2826

٥

FINAL REJECTION

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over YUKIO (JP 2-294061).

As for claim 9, the document shows a structure/package in figures 1 and 2 comprising a unitary lead frame (13) having two chip positioning windows formed on it for receiving two IC chips, a plurality of internal connection leads (16) on the frame and adjacent to the windows adapted to be electrically connected to bonding pads (connecting points one the chips) in the widows, and specifically designed for internal communication purpose between the chips, a plurality of external connection leads (13 or 15) depending on which one of the chips functions as a driver/master or receiver/slave and designed to be electrically connected with bonding pads on the IC chips and serving as external communication means with external circuits. Although the prior art omits to classify the chips as master or slave as in the claimed invention, it is clear that the overall structure is generic to all types of chips available. Therefore, it would have been obvious to one skilled in the art to use the frame in the prior art for master/slave or any other circuits associated with testing, since semiconductor chips function differently and that lead

Art Unit: 2826

frames serve as the base carrier element for different types of chips because of its act recognized reliability in stabilizing semiconductor chips.

As for claim 10, the internal connection leads are wire-bonded to the bonding pads (see elements 16 and the contact points on the chips in figure 1).

As for claim 11, the external connection leads are wire-bonded to the bonding pads on the IC chips inside the windows (see elements 16 and the contact points on the chips in figure 1 where the contacting wires are (15)).

As for claim 12, the circuit operation in the claim language is common to all electronic elements functioning as a receiver and transmitter/master and slave. One of the chips in the prior art functions as a receiver of an external signal that triggers it to drive the receiver of its transmitted signals. The chips function as such since the external leads are used to transmit external signals into the package and the internal leads for mutual communication between the chips.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

See Taniguchi et al (6,134,161) where an IC with embedded test circuit is taught in the abstract.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2826

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Examiner's response to applicant's argument

The applicant's argument that the prior art does not disclose the external leads are electrically connected to bonding pads on the IC chip in the window has been considered but found to be moot. This is because the subject matter is fully disclosed in the prior art. The connection points on the IC are on the chip and the points are in contact with external leads through wiring (15) on the surface of the IC (see figure 1).

As for the argument against the second relevant reference, it is only submitted to demonstrate that testing chips are commonly packaged on lead frame technology. Further more, the testing procedure of IC chips is as common as the process in claim 12. A signal has to be transmitted to the element on test to detect an expected response in order to declare the chip on test operational or defective.

Art Unit: 2826

Any inquiry concerning this communication should be directed to Fetsum Abraham at telephone number (703) 305,3793, or by E-mail at *fetsum.abraham@uspto.gov*.

Any inquiry of a general nature or relating to the status of this application should be directed to the SPE of AU:2826 at (703)308-6601, or the Group receptionist at (703) 308-0956...

Any inquiry of a general nature or relating to the status of this application should be directed to the SPE of AU:2826 at (703)308-6601, or the Group receptionist at (703) 308-0956.

Fetsum Abraham